A limitation in the use of Frequency-Hopping Spread Spectrum (FHSS) for ultra-low-power Wireless Sensor Networks (WSNs) is the power dissipation of existing solutions. Whereas FHSS would make WSNs very robust and secure in difficult fading (indoor) environments, state-of-the-art solutions based on PLLs and digital frequency synthesizers require supply currents of several milliamperes [1, 2] . A solution that consumes significantly less than 1mA is required to enable FHSS in autonomous WSN nodes. Power dissipation should also be independent of the hopping speed, as fast frequency hopping allows for fast synchronization, and results in minimum power overhead in the WSN. Furthermore, a fast hopping speed without power penalty allows designers to reduce the transmitted SNR by trading off hopping speed for transmitted power. This paper presents a baseband Frequency-Hopping Synthesizer (FHS) architecture that achieves the above requirements, along with its circuit implementation. The system uses a combination of digital techniques, such as CMOS programmable dividers for scalability, low power and robustness, and analog techniques, such as harmonics suppression and filtering, for tight control of the harmonics throughout the frequency-generation chain. The hopping generator allows the generation of 56 accurate channels with a single frequency source, making FCC compliant FHSS possible in the ISM bands (915 and 2400MHz) at a power dissipation of only 325µW, which is more than an order of magnitude less than existing state-of-the-art fast-hopping synthesizers [2] . rd and the 5 th harmonics from the input and outputs a quadrature differential signal that drives the mixer. This signal contains, as first unwanted harmonics, only the 7 th and the 9 th , which are -17dBc and -19dBc, respectively. The output of the mixer contains the sum or the difference of the fundamental tones (f ref /2 (from A) ± f ref /4M according to the sideband selection) plus a number of tones. The highest unwanted tone is >17dB below the fundamental. The mixer output is fed into a limiter and then into a digital divide-by-N block which attenuates all the unwanted harmonics by 20log(2N) resulting in at least 15.5dB extra attenuation for a minimum N division ratio of 3. Finally, the divider output goes into the second WS (C). The largest harmonic of this WS output is at least 17dB below the fundamental and it originates from the 7 th harmonics of the divideby-N output signal. A first-order tunable passive LPF and a tunable notch filter (D) centered around the 7 th harmonic of the fundamental remove the unwanted high frequency components and further reduce the unwanted tones more than 30dB with respect to the fundamental [3] . The absence of any feedback loop enables a hopping speed larger than 500khop/s. The SSB mixer (E in Fig. 12 .7.1) is a quadrature differential passive mixer (see Fig. 12.7 .2). The wanted SSB is selected by swapping the phase of the LO signal. The output of the mixer is fed to a 2 nd -order passive RC filter, which removes unwanted high-frequency components. A limiter reshapes the output signal in a digital fashion and the output signals from the two quadrature mixers are added using digital buffers followed by passive interpolation.
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The WS block consists of a ±45° generator, a driving stage and a passive interpolator (Fig. 12.7.3) . The ±45° generator is realized in a digital way by using three divide-by-two frequency dividers. Therefore, the output frequency is ¼ of the input frequency. A simple digital feedback provided by a NAND gate assures that, independently from the initial state of the FFs, the output signals (A to C) from the ±45° generator are in the correct phase relationship. This is achieved in a maximum of 4 clock cycles. When having a determined phase relation among them, it is possible to linearly interpolate those digital signals, using weighted resistors, in order to obtain the output waveform. Both differential and quadrature signals are accurately obtained in this way. The output waveform has strongly suppressed third and fifth harmonics while the seventh and the ninth harmonics are attenuated by 17dB and 19dB respectively.
The output of the WS (C) in Fig. 12 .7.1 is fed to a tunable first-order LPF and then AC coupled to a notch filter (see Fig. 12 .7.4). The LPF assures that highorder harmonics (above the tenth) are greatly attenuated. The notch is centered on the 7 th harmonics and has the so-called Twin-T configuration. This assures that the notch is not too narrow (given its low Q) and results in good attenuation of both the 7 th and the 9 th harmonics with a single stage. To avoid any degradation of the notch position due to the LPF loading effect, a buffer is used to decouple the two stages. The buffer is optimized for a low 3 rd -order distortion and consumes only 25µA. Tunability is achieved by changing the capacitances (MIM caps) of the LPF-notch filter in a thermometer fashion.
The synthesizer has been implemented in a 90nm CMOS technology as shown in Fig. 12.7.7. Figure 12 .7.5 summarizes the measurement results of the synthesizer without final filtering (D). The worst case 3 rd -harmonic attenuation is 38.5dB while the 5 th is attenuated by more than 40dB. 7 th and 9 th harmonics are attenuated by more than 17 and 19dB respectively. The output signals are in quadrature with a phase error, measured averaging 1000 periods and over all channels, smaller than 0.3° in the worst case. The power consumption is lower than 250µW from a 0.75V supply. For three frequencies the power consumption is around 200µW because in those cases the output signal is derived directly from the reference signal without any mixing action.
Figure 12.7.6 summarizes the measurements of the tunable LPF-Notch filter and gives an overview of the system performances. Considering the harmonics in a bandwidth of around 80MHz (i.e. the 2.4GHz ISM band), the filter attenuates the 7 th and 9 th harmonics by more than 20dB while having a worstcase 3 rd -order distortion lower than -45dBc with a 200mV pp input signal. The tunability of the I/Q filter is around 5 octaves while dissipating 75µW from a 0.75V supply.
The measured SFDR of the total system, capable of generating 56 frequency hopping channels, is better than 40dBc. Power consumption is 325µW from a 0.75V supply, thus enabling new robust fast hopping sub-mW transceiver architectures for WSNs. 
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